Abstract-The current unprecedented advancements of communication systems and high performance computing urged for a high throughput applications with power consumption within a predefined budget. These advancements were accompanied with a crucial need for securing such systems and users critical data. Current cryptographic applications suffer from the limitations of their low throughput and extensive power consumption that severely impact the available power budget. Creating new algorithms to handle these issues will be a time consuming process. One viable solution is to use the new 28 Nanometers (nm) FPGAs devices that promise to provide less power consumption with a very competitive throughput and throughput to area ratio comparing to the older technologies. In this paper, we evaluate the 28 nm FPGAs technology and its impact in eight of the major cryptographic algorithms available today such as SHA2, SHA3, and AES. Our results revealed that using the 28 nm FPGAs reduced the power consumption to more than 50% and increase the throughput up to 100% compared to the older FPGs technologies. On the other hand, throughputs to area ratio results show about 71% improvement over other technologies.
available for the purpose of assuring security over the different types of communications.
Cryptographic encryption algorithms and secure hash algorithm (SHA) functions are very important for many security applications, especially for the authentication related applications, such as message authentication codes, password protection and digital signature. Data integrity verification is another field in which cryptographic hashing takes place. It is used to make sure that the data transmitted within a message is not being accessed or modified [2] .
In general, cryptographic systems and applications are slow and power consuming systems when implemented with software solutions. The viable alternative is using FPGAs hardware implementations of such critical systems. However, current FPGAs hardware devices also show some limitations in their throughput and power consumption. So what we are going to provide in this paper is an evaluation for the support provided by one of the newest FPGAs technologies for raising the amount of data encrypted in specific amount of time (throughput) and for reducing the consumed power. This technology is the 28 nm technology with its Xilinx 7 series FPGAs that includes Artix™-7, Kintex™-7, and Virtex-7 devices.
II. RELATED WORK
For SHA-1, and SHA-2, many works in literature focused on how to optimize speed and throughput such as in [11] [12] [13] [14] and many other works focused on improving the different implementations of SHA-2 like the one proposed in [12] and [15] .
For the under development SHA-3 and its five final candidates (Blake, Grostl, JH, Keccak, and Skein), there are many works that studied each one of them and its implementation individually or compared them together under a certain criteria. The authors in [16] shows different architectures for each algorithm of the candidates which resulted in many tradeoffs between speed and area, and provides a ranking for the 5 candidates based on their performance and other features that differentiate each algorithm from the others.
Researchers in [6] provided a comparative study for the five finalists and SHA2-256 using different FPGA families with its hardware architecture. The goal of the AES-512 to be used when higher levels of security and throughput are required. The need for low power consumption systems such as in sensors networks [20] is continuously increasing, and this is our main motivation in this paper.
III. 28 NM TECHNOLOGY
Nanometer is a measure unit just like feet, inches and miles, but it is used to measure small things just like atoms. A meter is a billion (1000000000) of nanometers. So nanometer is a very small unit and things that are nanometers in size cannot be seen without using powerful microscopes. [3] Inside someone's computer, thousands of tiny switches of 100 nanometers wide can be found. These stacked and packed tiny switches are manufactured by what is called nanometer technology or nanotechnology by which machines in factories can be used to take, move and mix ingredients that are nanometers big and turn them into materials that can be used to manufacture functional devices used in a wide range of complete and high performance applications and products just like electronics. Nm technology in computers refers to an individual transistor's size or the distance between the centers of two adjacent transistors on a chip. The smaller it could be made, the less energy it will use, and the more performance will be reached as more of them can be packed in a given space. [3] Nanometer technology or the technology node selection for FPGA is passed through different stages and evolved from a version to another. Every newer version is specialized by its smaller size of transistor. The 7 series FPGAs of the 28 nm technology offered by Xilinx are created using the stacked silicon interconnect technology to avoid the problems caused by the different leakage components for each transistor specially for those large devices that contain billion of transistors. This technology creates large devices by using multiple dies with a recognized reduction in the static power and in the I/O interconnects power. [7] High end, power sensitive and bandwidth sensitive applications need a very well suited nm technology. Low power process, high performance, and the different choices for cost effective mass production make the 28nm technology very appropriate and efficient for these applications.
Moreover, efficient management of current tunneling effects, which is a goal for all the process designers, utilizes 28nm technologies with the new gate dielectric material added by Xilinx such as super low-power (SLP) technology and high performance (HP) technology. These technologies are designed for applications such as graphics, wired networking and wireless mobile applications.
28nm node is a good choice for different projects since its performance variation will solve a many reliability challenges and problems by developing advanced processes and affordable techniques by which designers can detect correct reliability issues early in the custom and semi custom design phases. Furthermore, since the 28nm gate oxide is too thin, tunneling effect has to be addressed by a new gate material by making trade-offs in the overall transistor design. For this purpose a new gate with high dielectric constant for the dielectric material, called hafnium dioxide has been adopted by Xilinx. This material offers an increasing in the gate thickness, so the transistor will be more immune to the tunneling current effects [10] . Choosing the 28 nm HKMG (high-k metal gate) high performance and low-power process technology is performed by Xilinx after evaluating the 28 nm technology options including LP and HP variants [10] .
After all the mentioned advantages of 28nm technology, Xilinx decided to merge the high performance and the low-power process technology in a new unified ASMBL (Advanced Silicon Modular Block) in order to create a new FPGAs with lower power and higher performance.
In general, the 28nm technology and FPGAs products focus on 3 main goals, reducing the static and dynamic power, so we can have the total power reduced by half at the minimum, increasing the performance by the half too, and increasing the capacity.
A. Vitrex-7
In our research we are going to focus on one of Xilinx 7 series FPAG devices, this device is Virtex-7 as it is the World's Highest Capacity FPGA since it delivers greater than 2 x the capacity and bandwidth offered by other devices and integrates 2 million logic cells and 6.8 transistors. Virtez-7 is considered as Industry's Highest System Performance too since its FPGAs are optimized for advanced systems requiring the highest performance and highest bandwidth connectivity and delivers 2 x higher system performances at 50% lower power than previous generation FPGAs. [4] IV. CRYPTOGRAPHIC ALGORITHMS
A. Advanced Encryption Standard (AES)
The Advanced Encryption Standard algorithm AES is the FIPS-197 stander that been in use since 2001 since it provides high level of security and can be implemented easily [17] . The AES is a symmetric cipher algorithm with block size of 128-bit supports key sizes of 128, 192, and 256 bits with 10, 12, or 14 iteration rounds, respectively. Four major operations are performed during each round: byte substitution, shifting rows, mixing columns, and finally adding the round key. AES 128-bit key is considered secure compared to the other existing symmetric cipher algorithms. It is widely used in many applications where the security is very important. Many new variations of AES algorithm were proposed to provide even more security and throughput. In AES, more security comes from using larger key size, and more throughputs come from using four times larger block size than the block size used in the original AES. The only disadvantage of larger block size AES is the need for more design area and power consumption which is the core of this paper. The top level architecture of the AES-128 and its variant AES-512 bits are similar to a certain extent. The plaintext and the key size are 128 or 512-bits respectively, each (organized in bytes). The same size will be for its output ciphertext.
AES operations are going through four steps, we summarized them as follow [17] [19].
a. .Byte Substitution
The input plaintext is organized in a set of arrays of fixed size of bytes and then substituted by values obtained from Substitution boxes (S-boxes). This is done to achieve more security according to diffusion-confusion Shannon's principles for cryptographic algorithms design.
b. Shift Row
After the original block data is substituted with values from the S-boxes, the rows of the resulting matrix are shifted in a process called ShiftRow transformation. The bytes in each row in the input data matrix will be rotated left.
c. Mix Colomn
The MixColumn transformation multiplies the columns of the data matrix by a pre-defined matrix over GF (2 8 ).
d. AddRound Key
To make the relationship between the key and the ciphertext more complicated and to satisfy the confusion principle, the AddRound Key operation is performed. This addition step takes the resulting data matrix from the previous step and performs on it a bitwise XOR operation with the sub key of that specific round (addition operation in GF (2 n )).
B. Secure Hashing Algorithms SHA
Secure hashing algorithms SHA take data as block (messages) and return a string of fixed and smaller size bits (hash value), so changes on data lead to changes on the hash value (digest). However the requirements for the cryptographic hash functions differ but at the same time there are common characteristics for all functions with messages as inputs. The following are some of these characteristics:
• Secure hash functions are very simple and easy. Therefore their hardware and software implementations are always efficient.
• Hashing functions are one way functions which means that it is impossible to generate a message from its digest.
• For a specific message m it is infeasible to find another specific message n such that H(m) = H(n). This is called weak collision resistance.
• It is infeasible too to find two different messages m and n such that H(m) = H(n). In other words two different messages do not lead to the same hash digest. This is called strong collision resistance. Cryptographic hash functions are very important for many security applications, especially for the authentication related applications such as message authentication codes and digital signatures, message and file integrity secure login, and figureprints of keys.
Most of Secure Hash Algorithms (SHA) have common components which are: Permutation or the process of swapping data (input), Substitution or the process of nonlinear transformation of data using substitution-box or S-box, Logical functions just like AND, OR, NOT and the most desired XOR and the Modular arithmetic function (mod).
SHA is a group of hash functions published by NIST (stands for the National Institute of Standards and Technologies) and developed by National Security Agency NSA [6] . SHA0: 160-bit secure hash function published in 1993. Due to an undisclosed significant flaw, SHA0 was withdrawn shortly after its publication and replaced directly by SHA1. SHA1: 160-bit secure hash function which is nearly similar to the MD5 but much more moderate. SHA1 was designed, developed, and published by the NSA. And among the SHA families, SHA1 is the most widely used one.
SHA2: consists of two hash functions with 4 different size blocks for the output, 224, 256, 384, and 512 bits. SHA-224 and the SHA-256 are truncated versions of the SHA-384 and SHA-512. Same as SHA1, all SHA2 families were designed, developed, and published the NSA.
SHA3: The upcoming hash function which is still under development and supposed to be published by March 2012 through a public competition held by NIST, in order to choose the best algorithm among all the candidates. The five candidates are Blake, Grostl, JH, Keccak, and Skein.
V. EVALUATION METRICS
As we are studying the 28 nm FPGAs support for high throughput and low power cryptographic applications, we are going to evaluate the new technology's effect in term of power and throughput.
Throughput: is an important metric, which means the amount of processed data by a design within a fixed amount of time. The importance of throughput is coming from being a number that weights: the block size which is a characteristic for the algorithm used in an application, the frequency which is a characteristic for the hardware design performance and the latency which is a characteristic for the hardware design architecture [5] [6] .
Power: Power consumption is one of the most important factors that can be used for the FPGA selection, and that's why Xilinx tries always to reduce it, starting from Virtex-4 FPGAs, until the development of Xilinx 28 nm 7 series FPGAs that includes Artix-7, Kintex-7, and Virtex-7 devices, which all have been evaluated according to their impact on static power, dynamic power, and I/O power [7] . The power of any design is presented as a summation of dynamic power and static power, and the power of any design we are going to present in this research is calculated using Xilinx Xpower estimator tool.
VI. RESULTS AND EVALUATION
In this section a detailed description about all experiments that have been done will be presented. Our Experiments depend on the hardware implementation for SHA3 candidates. We have got these implementations from George Mason University (GMU) website and synthesized them on FPGAs for different families.
[8]
A. Framework
We have used VHDL implementation from the GMU for the 5 candidates since they are all described in this language, where if different languages are used to describe different candidates may lead to unneeded bias. So the VHDL is a perfect choice for the implementations and comparisons of the candidates.
For FPGA devices, we decided to concentrate on those from Xilinx, so we have chosen 3 families of Xilinx FPGA devices optimized for high performance, Virtex-5 (xc5vlx20t-2ff323), , and the 28 nm technology's Virtex-7 (xc7v285t-2ffg1157).
For throughput results we have used the Xilinx ISE synthesizer and design suit (version 13.1). For power results evaluation, XPower estimator was used. XPower estimator is a spreadsheet estimation tools that is used after applying the XPower analyzer tool of Xilinx ISE design software for more accurate estimations and power analysis, by mapping the results of the analyzer to the sheets [9] . We calculate throughput firstly by finding T, which stands for the period that is the length of time taken by one cycle. The formula for T is:
T 1/frequency Then, the throughput will be calculated using:
TP block size/ latency * T The block size is a fixed amount of data that the algorithm will process at a time. The latency is the number of cycles that are needed to hash a message and we have got the values for the latency ready from the GMU website. [8] So throughput equations will be as follow:
512/ 21 * .
• For Groestle algorithm: 512/ 21 * .
• For JH algorithm: 512/ 36 * .
• For Keccak algorithm:
1088/ 24 * .
• For Skein algorithm: 512/ 19 * .
• For SHA2 algorithm: 512/ 65 * . Then, we use the XPower analyzer tool from Xilinx ISE to generate the thermal and power summery for each algorithm. Also, we have a mapping between the XPower analyzer and the XPower estimator to work on the power experiments after extracting the map reports of the analyzer using the estimator. Table 1 shows two things, the first point is that the use of Virtex-7 provides a higher operating frequency compared with Virtex-5 and Virtex-6. JH and KECCAK algorithms show a higher frequency than SHA-3 candidates, SHA-2, AES-128 and AES-512. In contrast, BLAKE and SKEIN results show lower frequency when compared to SHA2 and AES-128 and AES-512. The second point is that using Virtex-7 has a little impact on the throughput compared with Virtex-5 and Virtex-6 except for KECCAK algorithm. JH and KECCAK algorithms show higher throughput than other SHA-3 and SHA-2 algorithms. KECCAK algorithm shows the best results in terms of throughput and AES-128 and AES-512 show the worst results in term of throughput [1] . The Throughput results that most of the algorithms gain about 100% increase in its throughput compared with other technologies. Table 2 shows the improvements achieved by implementing designs on Virtex-7 FPGA family as it is one of the 28nm technologies compared to Vertix-5 for SHA-3 candidates, SHA-2, . The results show that even the throughput to area ration is also improved with using 28nm technologies (Virtex-7 FPGA). 
B. Throughput results for different FPGAs devices

